dpcd_set_training_pattern identifier - Linux source code next-20260811

Projects

linux

Versions

FIXME
- FIXME
  - next-20260811

Defined in 1 files as a prototype:

drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.h, line 58 (as a prototype)

Defined in 1 files as a function:

drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.c, line 1069 (as a function)

Referenced in 2 files:

Smatch caller information:

58030d6fa8df3e6e dpcd_exit_training_mode() -> dpcd_set_training_pattern()

Type	Parameter	Key	Value
PARAM_VALUE	0	link	4096-ptr_max
PARAM_VALUE	0	link->chip_caps	2-u16max
PARAM_VALUE	0	link->ctx->dc->dml.soc.dram_clock_change_latency_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.soc.sr_enter_plus_exit_time_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.soc.sr_exit_time_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.AverageDCCCompressionRate	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.AverageReadBandwidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.AverageReadBandwidthGBytePerSecond	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DCFCLK	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLK	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLKDPPCLKDSCCLKDownSpreading	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLKDPPCLKVCOSpeed	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLKRampingMargin	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLKWithRampingRoundedToDFSGranularity	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLKWithoutRampingRoundedToDFSGranularity	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DISPCLK_calculated	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPChroma	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPLuma	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DRAMChannelWidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DRAMClockChangeLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DRAMClockChangeWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DRAMSpeed	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Downspreading	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FCLKChangeLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FabricAndDRAMBandwidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FabricClock	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FabricDatapathToDCNDataReturn	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FinalDRAMClockChangeLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.FrameTimeForMinFullDETBufferingTime	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.GlobalDPPCLK	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.LinesToFinishSwathTransferStutterCriticalPlane	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MaxDispclkRoundedToDFSGranularity	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MaxHSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MaxVRatioPre	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MaxVSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MinActiveDRAMClockChangeLatencySupported	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MinActiveFCLKChangeLatencySupported	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.MinUrgentLatencySupportUs	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.NonUrgentLatencyTolerance	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.PercentOfIdealDRAMBWReceivedAfterUrgLatencyPixelDataOnly	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.PercentOfIdealDRAMBWReceivedAfterUrgLatencySTROBE	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.PercentOfIdealDRAMBWReceivedAfterUrgLatencyVMDataOnly	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.PercentOfIdealFabricAndSDPPortBWReceivedAfterUrgLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.ReturnBandwidthToDCN	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SMNLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SOCCLK	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SREnterPlusExitTime	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SREnterPlusExitZ8Time	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SRExitTime	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SRExitZ8Time	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SmallestVBlank	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.StutterEfficiency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.StutterEfficiencyNotIncludingVBlank	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.StutterEnterPlusExitWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.StutterPeriod	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.SwathWidthYCriticalPlane	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.TCalc	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.TFinalxFill	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.TotalDataReadBandwidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.TotalRowReadBandwidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.TslvChk	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.USRRetrainingLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentExtraLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatencyAdjustmentFabricClockComponent	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatencyAdjustmentFabricClockReference	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatencyPixelDataOnly	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatencyPixelMixedWithVMData	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentLatencyVMDataOnly	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentRoundTripAndOutOfOrderLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.UrgentWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.VBlankTime	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.VStartupMargin	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackDRAMClockChangeWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackLatency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackMaxHSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackMaxVSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackMinHSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackMinVSCLRatio	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.WritebackUrgentWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCBusTransportTime	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCFillBWOverhead	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCRemoteSurfaceFlipDelay	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCTSlvVreadyOffset	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCTSlvVupdateOffset	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCTSlvVupdateWidth	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.XFCXBUFLatencyTolerance	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterEfficiency	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterEfficiencyBestCase	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterEfficiencyNotIncludingVBlank	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterEfficiencyNotIncludingVBlankBestCase	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterEnterPlusExitWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.Z8StutterExitWatermark	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.soc.dram_clock_change_latency_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.soc.sr_enter_plus_exit_time_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.soc.sr_exit_time_us	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.total_dcn_read_bw_with_flip_no_urgent_burst	-1.797693e+308-1.797693e+308
PARAM_VALUE	0	link->dc->hwss.enable_dp_link_output	4096-ptr_max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->pin	0-s64max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->pin	0-s64max
PARAM_VALUE	0	link->phy_state.symclk_state	1
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex->first_waiter->task->blocked_lock.owner	(-4611686018427387904)-4611686018427387903
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->list.prev->next	5159360019465732096
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner	(-1)
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner_cpu	4294967295
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_on	(-1)-0
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->usage.refs.counter	s32min-s32max
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.osq.tail.counter	s32min-s32max
PARAM_VALUE	0	*link->ctx->dc->scratch.pipes_to_unlock_first	0-1
PARAM_VALUE	0	*link->dpcd_caps.edp_supported_link_rates	0-4294967295
PARAM_VALUE	1	training_pattern	4
CAPPED_DATA	0	link	1
DATA_SOURCE	0	link	$0
RX_PATH
TASK_NOT_RUNNING

drivers/gpu/drm/amd/amdgpu/../display/dc/link/protocols/link_dp_training_128b_132b.c dp_perform_128b_132b_cds_done_sequence() -> dpcd_set_training_pattern()

Type	Parameter	Key	Value
PARAM_VALUE	0	link	4096-ptr_max
PARAM_VALUE	0	link->chip_caps	2-u16max
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPChroma	-inf-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPLuma	-inf-1.797693e+308
PARAM_VALUE	0	link->dc	4096-ptr_max
PARAM_VALUE	0	link->dc->debug.legacy_dp2_lt	0
PARAM_VALUE	0	link->dc->hwss.enable_dp_link_output	4096-ptr_max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->pin	0-s64max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->pin	0-s64max
PARAM_VALUE	0	link->dpcd_caps.lttpr_caps.mode	85,170
PARAM_VALUE	0	link->ext_enc_id.id	0
PARAM_VALUE	0	link->phy_state.symclk_state	1
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->list.prev->next	5159360019465732096
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner	(-1)
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner_cpu	4294967295
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->usage.refs.counter	s32min-s32max
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.osq.tail.counter	s32min-s32max
PARAM_VALUE	0	*link->dpcd_caps.lttpr_caps.aux_rd_interval	0-255
DATA_SOURCE	0	link	$0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/amd/amdgpu/../display/dc/link/protocols/link_dp_training_128b_132b.c dp_perform_128b_132b_channel_eq_done_sequence() -> dpcd_set_training_pattern()

Type	Parameter	Key	Value
PARAM_VALUE	0	link	4096-ptr_max
PARAM_VALUE	0	link->chip_caps	2-u16max
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPChroma	-inf-1.797693e+308
PARAM_VALUE	0	link->ctx->dc->dml.vba.DPPCLKUsingSingleDPPLuma	-inf-1.797693e+308
PARAM_VALUE	0	link->dc	4096-ptr_max
PARAM_VALUE	0	link->dc->debug.legacy_dp2_lt	0
PARAM_VALUE	0	link->dc->hwss.enable_dp_link_output	4096-ptr_max
PARAM_VALUE	0	link->ddc->ctx->driver_context->dm.dpia_aux_lock.osq.tail.counter	0-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_clock->pin	0-s64max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->id	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->mode	s32min-s32max
PARAM_VALUE	0	link->ddc->ddc_pin->pin_data->pin	0-s64max
PARAM_VALUE	0	link->dpcd_caps.lttpr_caps.mode	85,170
PARAM_VALUE	0	link->ext_enc_id.id	0
PARAM_VALUE	0	link->phy_state.symclk_state	1
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex->first_waiter->task->blocked_lock.owner	(-4611686018427387904)-4611686018427387903
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->list.prev->next	5159360019465732096
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner	(-1)
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->blocked_lock.owner_cpu	4294967295
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.first_waiter->task->usage.refs.counter	s32min-s32max
PARAM_VALUE	0	link->priv->dm_dp_aux.aux.hw_mutex.osq.tail.counter	s32min-s32max
PARAM_VALUE	0	*link->dpcd_caps.lttpr_caps.aux_rd_interval	0-255
DATA_SOURCE	0	link	$0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL