intel_set_pch_fifo_underrun_reporting identifier - Linux source code next-20260811 - Bootlin Elixir Cross Referencer

Projects

linux

Versions

FIXME
- FIXME
  - next-20260811

Documented in 1 files:

drivers/gpu/drm/i915/display/intel_fifo_underrun.c, line 412

Defined in 1 files as a prototype:

drivers/gpu/drm/i915/display/intel_fifo_underrun.h, line 19 (as a prototype)

Defined in 1 files as a function:

drivers/gpu/drm/i915/display/intel_fifo_underrun.c, line 426 (as a function)

Referenced in 6 files:

Smatch caller information:

drivers/gpu/drm/i915/display/intel_crt.c hsw_disable_crt() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_crt.c hsw_enable_crt() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2		&pool->lock

drivers/gpu/drm/i915/display/intel_crt.c hsw_post_disable_crt() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_crt.c hsw_pre_pll_enable_crt() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_fifo_underrun.c intel_pch_fifo_underrun_irq_handler() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0-3
PARAM_VALUE	2	enable	0
DATA_SOURCE	0	display	$0
DATA_SOURCE	1	pch_transcoder	$1
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/g4x_hdmi.c intel_disable_hdmi() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/g4x_hdmi.c intel_disable_hdmi() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_display.c ilk_crtc_disable() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_display.c ilk_crtc_disable() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_display.c ilk_crtc_enable() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2		&pool->lock

drivers/gpu/drm/i915/display/intel_display.c ilk_crtc_enable() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2		&pool->lock

drivers/gpu/drm/i915/display/intel_display.c intel_crtc_arm_fifo_underrun() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2		&crtc->base.mutex

drivers/gpu/drm/i915/display/intel_sdvo.c intel_disable_sdvo() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/intel_sdvo.c intel_disable_sdvo() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/g4x_dp.c intel_dp_link_down() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->drm	0,4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL

drivers/gpu/drm/i915/display/g4x_dp.c intel_dp_link_down() -> intel_set_pch_fifo_underrun_reporting()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->drm	0,4096-ptr_max
PARAM_VALUE	0	display->info.__device_info	4096-ptr_max
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pch_transcoder	0
PARAM_VALUE	2	enable	1
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL